Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
refs/heads/mithro-patch-1
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
simple
/
scripts
/
prep.ys
blob: d4deed95b42c60794c43099df497e5e2f77ff12a [
file
] [
log
] [
blame
] [
edit
]
read_verilog
../
top
.
v
prep
synth
-
top top
write_verilog synth
.
v
