blob: d9e45f08a0ee46abc59f5c97a8ed702fc22c6786 [file] [log] [blame] [edit]
read_verilog ../top.v
synth_greenpak4
shregmap
design -reset
read_verilog ../top.v
write_verilog synth.v