Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
refs/heads/mithro-patch-1
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
simple
/
scripts
/
wreduce.ys
blob: e58ae137c0a1e8bf943b2ec0dc150d026ba8930c [
file
] [
log
] [
blame
] [
edit
]
read_verilog
../
top
.
v
hierarchy
-
top top
proc
;
opt
;
memory
;
dff2dffe
;
wreduce
;
clean
;
opt
design
-
reset
read_verilog
../
top
.
v
synth
-
top top
write_verilog
-
noexpr
-
norename synth
.
v