Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
refs/heads/mithro-patch-1
/
.
/
SVIncCompil
/
Testcases
/
Zachjs
/
basic
/
part_select.sv
blob: 2e0ca5b43c7f45759212a2ac30985ef0aefa15de [
file
] [
log
] [
blame
] [
edit
]
module
top
;
wire
[
31
:
0
]
a
;
wire
[
0
:
31
]
b
;
assign a
=
'h64ded943;
assign b = '
hb7151d17
;
initial
begin
$display
(
a
[
0
+:
8
]);
$display
(
a
[
15
-:
8
]);
$display
(
b
[
0
+:
8
]);
$display
(
b
[
15
-:
8
]);
end
endmodule