Sign in
foss-fpga-tools
/
third_party
/
verible
/
refs/heads/arm64-test
/
.
/
verilog
/
tools
/
lint
/
testdata
/
instance-ports-module-body.sv
blob: d22074ab4ce25240fe525aba59d527662e381e64 [
file
] [
log
] [
blame
] [
edit
]
// verilog_syntax: parse-as-module-body
wire foo
;
bar baz
(
x
,
y
,
z
);