Sign in
foss-fpga-tools
/
third_party
/
yosys
/
refs/heads/mwk/xilinx-dsp48-sim
/
.
/
techlibs
/
ice40
/
abc9_u.lut
blob: 1e4fcadb69a4d25ecea5efe26fdf619c06f82f3f [
file
] [
log
] [
blame
] [
edit
]
# From https://github.com/cliffordwolf/icestorm/blob/be0bca0/icefuzz/timings_up5k.txt
# I3 I2 I1 I0
1
1
874
2
1
874
1205
3
1
874
1205
1231
4
1
874
1205
1231
1285
