blob: 0c35ede110011f20986e0982625fb570ea4b4aca [file] [log] [blame]
module top(input clk, input i, output o);
reg [0:0] outff = 0;
assign o = outff;
always @(posedge clk) begin
outff <= i;
end
endmodule