blob: 3c7997a5090359cdaf5f018fd8927e50116f3989 [file] [log] [blame]
module top (
input clk,
input i,
output o
);
reg [0:0] outff = 0;
assign o = outff;
always @(posedge clk) begin
outff <= i;
end
endmodule