Google Git
Sign in
foss-fpga-tools / yosys-symbiflow-plugins / f858e49a160a8e36b061bb79926d8a4b5c5fc8ca
commitf858e49a160a8e36b061bb79926d8a4b5c5fc8ca[log] [tgz]
authorTomasz Michalak <tmichalak@antmicro.com>Wed Nov 25 22:36:58 2020 +0100
committerTomasz Michalak <tmichalak@antmicro.com>Thu Nov 26 14:36:08 2020 +0100
treecb09a2984deb92a8389844b1aa8c8897fb93b064
parentec8cfe7871d73c3202ae5b7bc425c91021889e57 [diff]
SDC: Add dangling wires to PLL design

Signed-off-by: Tomasz Michalak <tmichalak@antmicro.com>
1 file changed
tree: cb09a2984deb92a8389844b1aa8c8897fb93b064
  1. .github/
  2. design_introspection-plugin/
  3. fasm-plugin/
  4. get_count-plugin/
  5. params-plugin/
  6. ql-iob-plugin/
  7. sdc-plugin/
  8. selection-plugin/
  9. third_party/
  10. xdc-plugin/
  11. .gitattributes
  12. .gitignore
  13. .gitmodules
  14. bank_tiles.h
  15. CODE_OF_CONDUCT.md
  16. CONTRIBUTING.md
  17. COPYING
  18. Makefile
  19. Makefile_plugin.common
  20. Makefile_test.common
  21. README.md
README.md

Yosys SymbiFlow Plugins

This repository contains plugins for Yosys developed as part of the SymbiFlow project.